

Docket No.: 60188-415

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Customer Number: 20277

Takenobu KISHIDA, et al.

Confirmation Number: 3663

Application No.: 10/036,388

Group Art Unit: 2814

Patent No.: 6,770,977 B2

Filed: January 07, 2002

Examiner: Phat X. CAO

Issued: August 3, 2004

Certificate  
JAN 27 2005  
of Correction

For: SEMICONDUCTOR DEVICE INCLUDING A LAYER HAVING A B-CRYSTAL  
STRUCTURE (As Amended)

**Corrected REQUEST FOR CERTIFICATE OF CORRECTION UNDER 37 CFR 1.322**

Mail Stop 4 (Certificate of Correction)  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

In response to your Notification of Return of Papers re Request for Certificate of Correction of October 22, 2004, we are resubmitting our previously filed Request for Certificate of Correction now showing the correct patent number in the header of our Request paper so that the patent numbers on the Request and on Form 1050 agree. The correct patent number is 6,770,977. Copies of your Notification, as well as our previously filed Request papers are attached.

We look forward to receiving the requested Certificate of Correction.

Please charge any shortage in fees due in connection with the filing of this paper to Deposit Account 500417 and please credit any excess fees to such deposit account.

Respectfully submitted,  
MCDERMOTT WILL & EMERY LLP

Michael E. Fogarty  
Registration No. 36,139

600 13<sup>th</sup> Street, N.W.  
Washington, DC 20005-3096  
202.756.8000 MEF:BD  
Facsimile: 202.756.8087  
Date: December 21, 2004

23 BD

81 JAN 2005



UNITED STATES PATENT AND TRADEMARK OFFICE

DEC 23 2004



COMMISSIONER FOR PATENTS  
UNITED STATES PATENT AND TRADEMARK OFFICE  
P.O. Box 1450  
ALEXANDRIA, VA 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

Paper No.:

|   |                                    |
|---|------------------------------------|
| PATENT NO.<br><b>6770,970</b>               | PATENT DATE<br><b>Jan 07, 2002</b> |
| PATENTEE<br><b>Takenobu Kishida, et al.</b> |                                    |

MAILING DATE

**Certificate**  
**OCT 22 2004**  
**of Correction**

**NOTIFICATION OF RETURN OF PAPERS  
RE REQUEST FOR CERTIFICATE OF CORRECTION**

The request for a Certificate of Correction in the above-identified patent is returned herewith; together with the PTOL-1050 (SB/44) forms (if submitted), for the reason(s) checked below.

- ☐ 1. The request is unsigned. The request must be properly signed before it will be considered.
- ☐ 2. The request does not specifically designate the column and line numbers wherein the errors appear in the patent. A substitute request providing this information is required, for proper consideration.
- ☐ 3. The FORM PTOL-1050 (SB/44) submitted with your request is not suitable for printing purposes. See the instructions on the blank Form PTO-1050, enclosed.
- ☒ 4. The Patent No., as shown on papers attach, appears to be incorrect, because:
  - ☒ a. The Patent No. on the request and on the PTO-1050 do not agree.
  - ☐ b. The name of the patentee on the patented file does not agree with that shown on the enclosed papers..
- ☐ 5. The record reveals that there is no power of attorney to you in this case. A written power or authorization from the patentee, or assignee, if any, must be submitted, before the request may be considered.
- ☐ 6. The request cannot be considered, because the paper indicated below was filed on \_\_\_\_\_ AFTER payment of the issue fee: [See 37 CFR 1.313(B).]
  - ☐ a. Amendment purported to be under Rule 312.
  - ☐ b. Assignment.
  - ☐ c. Priority papers.
  - ☐ d. Other (identify) \_\_\_\_\_

☐ 7. Other: \_\_\_\_\_

☐ A. PLEASE RETURN A COPY OF THIS LETTER TOGETHER WITH THE ENCLOSED PAPERS AS CORRECTED TO ENSURE EXPEDIENT ASSOCIATION WITH THE FILE

☐ B. Enclosed are copies of PTOL-1050 for use in typing the subject matter to be printed on the Certificate. This will avoid delay in handling request (See 862 O.G.2).

Decisions and Certificate of Correction Branch

FORM PTOL-396 (8/75)

**RECEIVED**

**OCT 28 2004**

**MCDERMOTT, WILL & EMERY**

**31 JAN 2005**



*Cope*

Docket No.: 60188-415

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

|   |   |                           |
|---|---|---------------------------|
| In re Application of  | : | Customer Number: 20277    |
|   | : |                           |
| Takenobu KISHIDA, et al.  | : | Confirmation Number: 3663 |
|   | : |                           |
| Application No.: 10/036,388   | : | Group Art Unit: 2814      |
| Patent No.: <del>6,770,970 B2</del>   | : |                           |
| 6 770 977 B2  | : |                           |
| Filed: January 07, 2002   | : | Examiner: Phat X. CAO     |
| Issued: August 3, 2004  | : |                           |
|   | : |                           |
| For: SEMICONDUCTOR DEVICE INCLUDING A LAYER HAVING A $\beta$ -CRYSTAL<br>STRUCTURE (As Amended) | : |                           |

REQUEST FOR CERTIFICATE OF CORRECTION UNDER 37 CFR 1.322

Mail Stop 4 (Certificate of Correction)  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

In reviewing the above-identified patent, a printing error was discovered therein requiring correction in order to conform the Official Record in the application.

The error noted is set forth on the attached copy of form PTO-1050 Rev. 2-93 in the manner required by the Commissioner's Notice.

Specifically, the title on the cover page of the printed patent, as well as at the top of Column 1, is incorrect. Please change the title from "SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME" to --SEMICONDUCTOR DEVICE INCLUDING A LAYER HAVING A  $\beta$ -CRYSTAL STRUCTURE--. The correct title can be found in Applicant's

31 JAN 2005

10/036,388

Patent No.6,770,977 B2

amendment of November 6, 2003, a copy of which is attached for your information and convenience.

The change requested herein occurred as a result of printing the Letters Patent and the Certificate should be issued without expense under Rule 322 of the Rules of Practice. Accordingly, Applicants request issuance of the Certificate of Correction.

Please charge any shortage in fees due in connection with the filing of this paper to Deposit Account 500417 and please credit any excess fees to such deposit account.

Respectfully submitted,

MCDERMOTT WILL & EMERY LLP



Michael E. Fogarty  
Registration No. 36,139

600 13<sup>th</sup> Street, N.W.  
Washington, DC 20005-3096  
202.756.8000 MEF:BD  
Facsimile: 202.756.8087  
**Date: October 18, 2004**

WDC99 992408-1.060188.0415

31 JAN 2005

UNITED STATES PATENT AND TRADEMARK OFFICE  
**CERTIFICATE OF CORRECTION**

PATENT NO. : 6,770,977 B2

DATED : August 03, 2004

INVENTOR(S): Takenobu KISHIDA, et al.

It is certified that error appears in the above-identified patent and that said Letter Patent is hereby corrected as shown below:

On the title page of the patent, as well as at the top of Column 1, please change the title from "SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME" to --SEMICONDUCTOR DEVICE INCLUDING A LAYER HAVING A  $\beta$ -CRYSTAL STRUCTURE--.

**Remarks: FILED**

Applicant: YOSHINOBU KISHIDA, et al. Docket No. 60188-415 Serial/Reg./Patent No. 10/036,388

Title: SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME

Date Sent: 11/6/2003 ☒ Hand Carried ☐ Fax ☐ Electronic ☐ Cert of Mailing ☐ Express Mail No.           

☐ Transmittal Letter ☐ New Patent App ☐ Utility ☐ Design ☐ Cont. ☐ CIP ☐ Div. ☐ PCT ☐ RCE ☐ Prov

☐ Other:            pages of Specification ☐ Letter submitting            pages of drawings

           pages of Claims ☐ Req. for Approval of Drawing Amendments

           pages of Abstract ☐ Req. for Oral Hearing ☐ Appeal Brief ☐ Reply Brief

           pages of Formal/Informal Drawings ☐ Not of Appeal ☐ Rule 312 Amendment/Letter

☐ Small Entity ☐ Large Entity ☐ Req. for Acknowledgement of Cited Art

☐ Declaration/Power of Attorney ☐ Issue Fee ☐ Publication Fee

☐ Recordation of Assignment/Security Agreement ☐ Req. for Certificate of Correction

☐ Information Disclosure Statement ☐ Maintenance Fee for            years after grant

           Form PTO 1449 ☐ Fee Address Indication Form

           copies of cited references ☐ Terminal Disclaimer

☐ Preliminary Amendment ☐ Petition to Commissioner

☐ Response to Missing Parts Notice ☐ Status Inquiry

☐ Resp. to Notice to Correct App. Papers ☐ Other           

☐ Certified Copy of Priority Doc. ☐ Request for            month Extension of Time

☐ Claim for Convention Priority ☐ Request for            month Extension of Time

☐ Response/Amendment to Office Action of 9/19/03

☒ Request for            month Extension of Time




☐ Charge Deposit Acct. 5004-17\$ 212.00 ☐ Charge Deposit Acct. 5004-17\$ 212.00

Check for \$            ☐ Charge Deposit Acct. 5004-17\$ 212.00 ☐ Charge Deposit Acct. 5004-17\$ 212.00

CMS Descrpt.: (3) 212.00 ☐ Charge Deposit Acct. 5004-17\$ 212.00 ☐ Charge Deposit Acct. 5004-17\$ 212.00

MEF/            RMF            Trqr. # 3328 Secy. or PL: AM. Ziegler

THE PATENT AND TRADEMARK OFFICE DATE STAMPED HEREON IS ACKNOWLEDGEMENT THAT THE ITEMS, CHECKED ABOVE, WERE RECEIVED BY THE PTO ON THE DATE STAMPED.



**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of

Takenobu KISHIDA, et al.

Serial No.: 10/036,388

Filed: January 07, 2002

Customer Number: 20277

Confirmation Number: 3663

Group Art Unit: 2814

Examiner: Phat X. CAO



For: SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME

Mail Stop Fee Amendment  
 Commissioner for Patents  
 P.O. Box 1450  
 Alexandria, VA 22313-1450

Dear Sir:

Transmitted herewith is an Amendment in the above-identified application.

☐  
☐  
☐

No additional fee is required.

Applicant is entitled to small entity status under 37 CFR 1.27

Also attached:

The fee has been calculated as shown below:

|                                 | NO. OF CLAIMS | HIGHEST PREVIOUSLY PAID FOR | EXTRA CLAIMS | RATE      | FEE      |
|---------------------------------|---------------|-----------------------------|--------------|-----------|----------|
| Total Claims                    | 27            | 20                          | 7            | \$18.00 = | \$126.00 |
| Independent Claims              | 4             | 3                           | 1            | \$86.00 = | \$86.00  |
| Multiple claims newly presented |               |                             |              |           | \$0.00   |
| Fee for extension of time       |               |                             |              |           | \$0.00   |
| Total of Above Calculations     |               |                             |              |           | \$212.00 |

☒ Please charge my Deposit Account No. 500417 in the amount of \$212.00. An additional copy of this transmittal sheet is submitted herewith.



☒ The Commissioner is hereby authorized to charge payment of any fees associated with this communication or credit any overpayment, to Deposit Account No. 500417, including any filing fees under 37 CFR 1.16 for presentation of extra claims and any patent application processing fees under 37 CFR 1.17.

Respectfully submitted,

MCDERMOTT, WILL &amp; EMERY

Michael E. Fogarty  
 Registration No. 36,139

600 13<sup>th</sup> Street, N.W.  
 Washington, DC 20005-3096  
 (202) 756-8000 MEF:RMF:amz  
 Facsimile: (202) 756-8087  
 Date: November 6, 2003



Docket No.: 60188-415

PATENT

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

|  |   |                        |
|--|---|------------------------|
| In re Application of   | : | Customer No.: 20277    |
|  | : |                        |
| Takenobu KISHIDA et al.  | : | Confirmation No.: 3663 |
|  | : |                        |
| Serial No.: 10/036,388   | : | Group Art Unit: 2814   |
|  | : |                        |
| Filed: January 7, 2002   | : | Examiner: Phat X. CAO  |
|  | : |                        |
| For: SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE<br>SAME | : |                        |

**AMENDMENT**

Mail Stop Fee Amendment  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

In response to the Office Action dated August 19, 2003, having a three-month shortened statutory period for response set to expire on November 19, 2003, reconsideration of the above-identified application is respectfully requested in view of the following amendment and remarks.



**IN THE TITLE**

Please replace the existing title with the following new title:

--SEMICONDUCTOR DEVICE INCLUDING A LAYER HAVING A  $\beta$ -CRYSTAL  
STRUCTURE--

**AMENDMENT TO THE CLAIMS**

19. (Previously presented) A semiconductor device comprising:
- an insulating film formed on a semiconductor substrate;
  - a lower interconnect formed in the insulating film;
  - a via hole formed on the lower interconnect and in the insulating film;
  - an interconnect groove formed in an upper region of the via hole and in the insulating film;
  - a plug composed of a conducting film buried in the via hole;
  - an upper interconnect buried in the interconnect groove; and
  - a barrier layer formed between the insulating film and the plug, the insulating film and the upper interconnect, and the plug and the lower interconnect,
- wherein the conducting film comprises copper, aluminum or silver,
- wherein the barrier layer is composed of a laminated film including a lower first barrier layer and an upper second barrier layer, and
- wherein the first barrier layer is made from a tantalum nitride film, and the second barrier layer is made from a tantalum film having a  $\beta$ -crystal structure.
20. (Previously presented) The semiconductor device of Claim 19, wherein the conducting film is a copper film.
21. (Previously presented) The semiconductor device of Claim 20, wherein the copper film is oriented to the (111) plane.

22. (Previously presented) The semiconductor device of Claim 19, wherein a value of (a number of nitrogen atoms)/(a number of tantalum atoms) of the tantalum nitride film is 0.4 or less.

23. (Previously presented) The semiconductor device of Claim 19, wherein the insulating film includes a fluorine component.

24. (Previously presented) The semiconductor device of Claim 19, wherein the second barrier layer is deposited on the first barrier layer.

25. (Previously presented) A semiconductor device comprising:

an insulating film formed on a semiconductor substrate;

a lower interconnect formed in the insulating film;

a first interlayer insulating film formed on the lower interconnect and the insulating film;

a via hole formed on the lower interconnect and in the first interlayer insulating film;

a second interlayer insulating film formed on the first interlayer insulating film;

an interconnect groove formed in an upper region of the via hole and in the second interlayer insulating film;

a barrier layer formed respectively on a bottom and walls of the via hole and the interconnect groove; and

a plug and an upper interconnect composed of a conducting film formed on the barrier layer provided in the via hole and the interconnect groove,  
wherein the conducting film comprises copper, aluminum or silver,  
wherein the barrier layer is composed of a laminated film including a lower first barrier layer and an upper second barrier layer, and  
wherein the first barrier layer is made from a tantalum nitride film, and the second barrier layer is made from a tantalum film having a  $\beta$ -crystal structure.

26. (Previously presented) The semiconductor device of Claim 25, wherein the conducting film is a copper film.

27. (Previously presented) The semiconductor device of Claim 26, wherein the copper film is oriented to the (111) plane.

28. (Previously presented) The semiconductor device of Claim 25, wherein a value of (a number of nitrogen atoms)/(a number of tantalum atoms) of the tantalum nitride film is 0.4 or less.

29. (Previously presented) The semiconductor device of Claim 25, wherein the first interlayer insulating film or the second interlayer insulating film includes a fluorine component.

30. (Previously presented) The semiconductor device of Claim 19, wherein the second barrier layer is deposited on the first barrier layer.

31-36. (Canceled)

37. (New) A semiconductor device, comprising:

an insulating film including a recess formed therein,

a conducting film formed in the recess; and

a laminated film formed between the insulating film and the conducting film,

wherein the conducting film comprises copper, aluminum or silver,

wherein the laminated film includes a lower first barrier layer and an upper

second barrier layer, and

wherein the first barrier layer is made from a tantalum nitride film, and the second barrier layer is made from a tantalum film having a  $\beta$ -crystal structure.

38. (New) The semiconductor device of claim 37, wherein the recess comprises a via hole and an interconnect groove.

39. (New) The semiconductor device of claim 38, further comprising:

a plug formed in the via hole; and

an interconnect formed in the interconnect groove.

40. (New) The semiconductor device of Claim 37, wherein the conducting film includes a copper film.

41. (New) The semiconductor device of Claim 40, wherein the copper film is oriented to the (111) plane.

42. (New) The semiconductor device of Claim 37, wherein a value of (a number of nitrogen atoms)/(a number of tantalum atoms) of the tantalum nitride film is 0.4 or less.

43. (New) The semiconductor device of Claim 37, wherein the insulating film includes a fluorine component.

44. (New) A semiconductor device, comprising:

an insulating film;

a conducting film formed on the insulating film; and

a barrier layer formed between the insulating film and the conducting film,

wherein the barrier layer is made from a tantalum film having a  $\beta$ -crystal structure, and

wherein said barrier layer and conducting film are sequentially deposited so that at least a portion of the barrier layer directly contacts the conducting film after which an annealing step is conducted, and

wherein after the annealing step, said at least a portion of the barrier layer directly contacts the conducting film.

45. (New) The semiconductor device of claim 44, wherein the conducting film comprises copper, aluminum or silver.
46. (New) The semiconductor device of claim 44, wherein the insulating film includes a recess and said conducting film being formed in said recess.
47. (New) The semiconductor device of claim 46, wherein the recess comprises a via hole and an interconnect groove.
48. (New) The semiconductor device of claim 47, further comprising:  
a plug formed in the via hole; and  
an interconnect formed in the interconnect groove.
49. (New) The semiconductor device of Claim 44, wherein the conducting film includes a copper film.
50. (New) The semiconductor device of Claim 49, wherein the copper film is oriented to the (111) plane.
51. (New) The semiconductor device of Claim 44, wherein the insulating film includes a fluorine component.

REMARKS

Claims 19-24 stand rejected under 35 U.S.C. § 103 as being unpatentable over Cabral, Jr. et al. '440 ("Cabral") in view of Kwon et al. ("Kwon"), and claims 25-30 stand rejected under 35 U.S.C. § 103 as being unpatentable over Cabral in view of Kwon and Grill et al. '747 (Grill et al. relied on only for dividing the interlayer insulating film). Claims 19 and 25 are independent. These rejections are respectfully traversed for the following reasons.

Claims 19 and 25 each embody a first barrier layer that is made from a tantalum nitride film and a second barrier layer that is made from a tantalum film having a  $\beta$ -crystal structure. It is respectfully submitted that neither Cabral nor Kwon, alone or in combination, disclose or suggest the *combination* of a TaN/Ta( $\beta$ -crystal) laminated layer. The Examiner relies on Cabral for disclosing a laminated TaN/Ta( $\alpha$ -crystal) layer and relies on the single Ta( $\beta$ -crystal) layer taught by Kwon to modify Cabral in an attempt to reach the claimed invention.

However, Kwon discloses only a Ta( $\beta$ -crystal) formed on a silicon oxide insulating layer under conditions whereby the  $\beta$ -crystal structure can be formed. Indeed, this is merely cumulative to the prior art described at col. 1, lines 49-52 of Cabral regarding a single beta Ta layer formed on an insulator such as silicon oxide, whereas Cabral is specifically directed to forming an  $\alpha$ -crystal Ta layer *so as to avoid* the high-resistivity  $\beta$ -crystal Ta layer. To accomplish this, Cabral expressly discloses a *hexagonal* phase TaN as the underlayer so that a Ta layer formed thereon can *only* have an  $\alpha$ -crystal structure (see col. 6, lines 14-22 of Cabral). Neither Cabral nor Kwon disclose or suggest the combination of a Ta film having a  $\beta$ -crystal structure on a TaN film, let alone



enable such an arrangement. As mentioned above, Cabral's underlayer is specifically configured to allow only an  $\alpha$ -crystal to be formed thereon and to prevent formation of a  $\beta$ -crystal structure.

The Examiner is directed to MPEP § 2143.03 under the section entitled "All Claim Limitations Must Be Taught or Suggested", which sets forth the applicable standard:

To establish *prima facie* obviousness of a claimed invention, all the claim limitations must be taught or suggested by the prior art. (citing *In re Royka*, 180 USPQ 580 (CCPA 1974)).

In the instant case, the pending rejection does not "establish *prima facie* obviousness of [the] claimed invention" as recited in claims 19 and 25 because the proposed combination fails the "all the claim limitations" standard required under § 103.

Moreover, any attempt to modify Cabral to utilized a laminate including Ta( $\beta$ -crystal) would render Cabral unsatisfactory for its expressly stated purpose of a reduced resistivity by NOT using a  $\beta$ -crystal structure. The Examiner is directed to MPEP § 2143.01 under the sub-title "The Proposed Modification Cannot Render the Prior Art Unsatisfactory for its Intended Purpose", which sets forth:

If proposed modification would render the prior art invention being modified unsatisfactory for its intended purpose, then there is no suggestion or motivation to make the proposed modification. (citing *In re Gordon*, 221 USPQ 1125 (Fed. Cir. 1984)).

Furthermore, the asserted motivation of improving adhesion is based on the assumption that a Ta( $\beta$ -crystal) is being used in the first place. That is, Kwon does not suggest using Ta( $\beta$ -crystal) to improve adhesion. Rather, Kwon suggests forming an interfacial layer to improve the adhesion *specifically of a Ta( $\beta$ -crystal)*. In other words, the improved adhesion of Kwon is NOT derived from using a Ta( $\beta$ -crystal) layer rather

than a Ta ( $\alpha$ -crystal) layer, but instead, the improved adhesion is derived from forming an interfacial layer when already using a poorly adhered Ta( $\beta$ -crystal) layer. Indeed, Cabral appears to suggest at col. 1, lines 49-50 that Ta( $\beta$ -crystal) adheres poorly and Kwon merely discloses how to improve adhesion specifically in a Ta( $\beta$ -crystal) layer by forming an interfacial layer. Whereas, Cabral uses a  $\alpha$ -crystal Ta layer and teaches away from a Ta( $\beta$ -crystal) layer so as to have no need for a Ta( $\beta$ -crystal) layer, let alone improved adhesion. In this regard, Cabral teaches away from the claimed invention. The Examiner is directed to MPEP § 2141.02 under the section entitled "Prior Art Must Be Considered in its Entirety, Including Disclosures that Teach Away from the Claims", which sets forth the applicable standard:

A prior art reference must be considered in its entirety, i.e., as a whole, including portions that would lead away from the claimed invention. (citing *Gore v. Garlock*, 220 USPQ 303 (Fed. Cir. 1983)).

Accordingly, the teachings of Kwon are not applicable to Cabral because to begin with, Cabral does not use a  $\beta$ -crystal Ta layer whose adhesive property needs to be improved by forming an interfacial layer. It is therefore respectfully submitted that there is no motivation to replace the Ta( $\alpha$ -crystal) layer of Cabral with the Ta( $\beta$ -crystal) of Kwon for the asserted motivation of improving adhesion because Cabral already has a better adhesive property using the Ta( $\alpha$ -crystal) layer.

Under Federal Circuit guidelines, a dependent claim is nonobvious if the independent claim upon which it depends is allowable because all the limitations of the independent claim are contained in the dependent claims, *Hartness International Inc. v. Simplimatic Engineering Co.*, 819F.2d at 1100, 1108 (Fed. Cir. 1987). Accordingly, as claims 19 and 25 are patentable for the reasons set forth above, it is respectfully

submitted that all claims dependent thereon are also patentable. In addition, it is respectfully submitted that the dependent claims are patentable based on their own merits by adding novel and non-obvious features to the combination.

For example, with respect to claims 22 and 28, the Examiner apparently relies on col. 2, lines 49-54 of Cabral as allegedly disclosing "wherein a value of (a number of nitrogen atoms)/(a number of tantalum atoms) of the tantalum nitride film is 0.4 or less." However, Cabral discloses only that the N/TaN ratio ranges from 30-60%. That is, the nitrogen content relative to TaN ranges from 0.3-0.6, whereby the corresponding Ta content relative to TaN is 0.7-0.4, respectively. Accordingly, the N/Ta ratio ranges from 0.3/0.7 to 0.6/0.4, that is, 0.43-1.5. In contrast, claims 22 and 28 embody a N/Ta ratio of 0.4 or less, which ratio can help enable forming the Ta( $\beta$ -crystal) on the TaN film. As mentioned above, Cabral does not desire a  $\beta$ -crystal structure and therefore expressly teaches away from a N/Ta ratio that can enable formation of a  $\beta$ -crystal structure.

Based on all the foregoing, it is submitted that claims 19-30 are patentable over the cited prior art. Accordingly, it is respectfully requested that the rejection of claims 19-30 under 35 U.S.C. § 103 be withdrawn.

New claims 37-43 are submitted to be patentable for reasons similar to those discussed above.

New claims 44-51 are submitted to be patentable over the cited prior art. In order to clarify the distinction between claim 44 and the cited prior art, a personal interview was conducted with Examiner Cao. Applicants and Applicants' representative would like to thank Examiner Cao for his courtesy in conducting the interview and for his assistance in resolving issues.

As a preliminary matter, it is respectfully submitted that the product-by-process limitation recited in claim 44 must be given patentable weight because it implies the structure of the invention by imparting distinctive structural characteristics to the final product. The Examiner is directed to MPEP § 2113, which sets forth the applicable standard:

The structure implied by the process steps should be considered when assessing the patentability of product-by-process claims over the prior art, especially ... where the manufacturing process steps would be expected to impart distinctive structural characteristics to the final product. (citing *In re Garnero*, 162 USPQ 221 (CCPA 1979)).

In the instant case, the claimed depositing and annealing process impart a distinctive structural characteristic in that an interfacial layer between the barrier layer and conducting film is not formed so that the *final* product, to be used in actual devices, has at least a portion of the barrier layer which directly contacts the conducting film. In contrast, Kwon expressly discloses annealing at a sufficient temperature to form the interfacial layer as part of the final product which prevents the copper and Ta films to directly contact each other. Indeed, as set forth on lines 4-5 of the Abstract, Kwon states that "Cu reacts readily at 400°C with Ta to form a thin interfacial amorphous interfacial layer that promotes the adhesion of Cu to Ta." That is, Kwon expressly controls the parameters of the annealing process to ensure formation of the interfacial layer for the final product as a means to improve the adhesion between the Cu/Ta layer, so as to prevent contact between the Cu and Ta layers in the final product.

In contrast, claim 44 embodies a process by which an annealing step is conducted which does not form an interfacial layer that prevents the barrier layer and conducting film from directly contacting each other after the anneal (e.g., 150°C; *see, e.g.*, page 13,

To the extent necessary, a petition for an extension of time under 37 C.F.R. 1.136 is hereby made. Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account 500417 and please credit any excess fees to such deposit account.

Respectfully submitted,

MCDERMOTT, WILL & EMERY

  
Michael E. Fogarty  
Registration No. 36,139

600 13<sup>th</sup> Street, N.W.  
Washington, DC 20005-3096  
(202) 756-8000 MEF:RMF  
Facsimile: (202) 756-8087  
Date: November 6, 2003